Go to main content

Capacitor voltage ripple minimization in voltage source converter for HVDC applications

Marchesoni, Mario; Passalacqua, Massimiliano; Vaccaro, Luis; Carpita, Mauro; Gavin, Serge; Kissling, Simon
2019
Télécharger
Formats
Cite
Citation
American Psychological Association 7th edition (APA 7th)
🇺🇸 English, US
Marchesoni, M., Passalacqua, M., Vaccaro, L., Carpita, M., Gavin, S., & Kissling, S. (2019). Capacitor Voltage Ripple Minimization in Voltage Source Converter for HVDC Applications. In 2019 AEIT HVDC International Conference (AEIT HVDC) (pp. 1–6). 2019 AEIT HVDC International Conference (AEIT HVDC). IEEE. https://doi.org/10.1109/aeit-hvdc.2019.8740647
Format
BibTeX
MARCXML
TextMARC
MARC
DublinCore
EndNote
NLM
RefWorks
RIS

Détails

Titre
Capacitor voltage ripple minimization in voltage source converter for HVDC applications
Auteur(s)/ trice(s)
Marchesoni, Mario (DITEN - Polytechnic School, Unviersity of Genova, Genova, Italy)
Passalacqua, Massimiliano (DITEN - Polytechnic School, Unviersity of Genova, Genova, Italy)
Vaccaro, Luis (DITEN - Polytechnic School, Unviersity of Genova, Genova, Italy)
Carpita, Mauro (School of Engineering and Management Vaud, HES-SO, University of Applied Sciences and Arts Western Switzerland)
Gavin, Serge (School of Engineering and Management Vaud, HES-SO, University of Applied Sciences and Arts Western Switzerland)
Kissling, Simon (School of Engineering and Management Vaud, HES-SO, University of Applied Sciences and Arts Western Switzerland)
Date
2019-06
Publié dans
Proceedings of 2019 AEIT HVDC International Conference (AEIT HVDC), 9-10 May 2019, Florence, Italy
Publié par
Florence, Italy, 9-10 May 2019
Pagination & équivalents
6 p.
Présenté à
2019 AEIT HVDC International Conference (AEIT HVDC), Florence, Italy, 2019-05-09, 2019-05-10
ISBN
978-1-7281-2071-3
DOI
https://doi.org/10.1109/AEIT-HVDC.2019.8740647
Mots-clés (libres)
capacitors ; harmonic analysis ; modulation ; legged locomotion ; HVDC transmission ; inverters ; minimization ; HVDC ; MMC ; multilevel converters ; voltage ripple reduction ; efficiency
Type de papier
full paper
Domaine
Ingénierie et Architecture
Ecole
HEIG-VD
Institut
iE - Institut des Energies
Note
Cette publication a été rédigée par un membre de l’ancien institut IESE - Institut d'Energie et Systèmes Electriques.
Le document apparaît dans
Documents de conférences
Global

Actions